

## **COPY OF PAPERS ORIGINALLY FILED**

Intellectual Property Administration P.O. Box 272400 Fort Collins, Colorado 80527-2400

PATENT APPLICATION

ATTORNEY DOCKET NO. 10001834-1

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):

Rex Petersen et al.

Serial No.:

09/510,974

Examiner:

S. Whitmore

Filing Date:

February 21, 2000

**Group Art Unit:** 

Title:

Sir:

RESISTANCE AND CAPACITANCE ESTIMATION

2812

TECHNOLOGY CENTER 2800

## **AMENDMENT**

Commissioner for Patents Washington, D.C. 20231

In response to the Office Action mailed January 18, 2002, Applicants respectfully request that the Examiner reconsider the application in view of the amendments and comments set forth below.

## In the Claims

Pursuant to 37 C.F.R. §1.121(c)(1), Applicants have set forth amendments to the claims by rewriting claims 1, 7-8, 11, and 17-18 with all changes. Applicants have submitted new claim 21 for consideration. Applicants have included all pending claims, whether amended or unchanged, for the convenience of the Examiner. Also, Applicants have submitted in a separate paper, a marked up version of claims 1, 7-8, 11, and 17-18, showing the amendments to claims 1, 7-8, 11, and 17-18.

(Amended) A method for VLS chip design comprising the steps of: 1. estimating signal routes between functional blocks; determining resistance and caparitance values for the estimated signal routes; and building a model of said signal routes including resistance and capacitance values.

04/25/2002 BABRAHA1 00000095 082025 09510974

01 FC:103

18.00 CH

25154709.1